

## CLAIMS

What is claimed is:

5 1. A multi-channel analog front end comprises:

system clock module operable to produce a system clock;

first channel path operable to process first data in a  
10 domain conversion, wherein the first channel path includes:

first sample rate converter operably coupled to  
convert a frequency of the first data from a first  
channel frequency to a second frequency based on a  
15 first integer ratio of the system clock and the first  
channel frequency; and

first domain conversion module converts domain of the  
first data from a first domain to a second domain;

second channel path operable to process second data in the domain conversion, wherein the second channel path includes:

25 second sample rate converter operably coupled to  
convert a frequency of the second data from a second  
channel frequency to the second frequency based on a  
second integer ratio of the system clock and the  
second channel frequency; and

second domain conversion module converts domain of the second data from the first domain to the second domain.

- 5 2. The multi-channel analog front end of claim 1 further comprises:

third channel path operable to process third data in an inverse domain conversion, wherein the third channel path  
10 includes:

third sample rate converter operably coupled to convert a frequency of the third data from the second frequency to a third channel frequency based on a  
15 third integer ratio of the system clock and the third channel frequency; and

third domain conversion module converts domain of the third data from the second domain to the first domain;  
20

fourth channel path operable to process fourth data in the inverse domain conversion, wherein the fourth channel path includes:

25 fourth sample rate converter operably coupled to convert a frequency of the fourth data from the second frequency to a fourth channel frequency based on a fourth integer ratio of the system clock and the fourth channel frequency; and

30

fourth domain conversion module converts domain of the fourth data from the second domain to the first domain.

- 5 3. The multi-channel analog front end of claim 1 further comprises:

a control module operably coupled to determine the first and second integer ratios of the system clock based on the  
10 second frequency and the frequencies of the first and second data, respectively.

4. The multi-channel analog front end of claim 3, wherein the first sample rate converter further comprises:

15 receiver module operably coupled to receive a word of the first data and to store the word to produce a stored word; and

20 rate conversion module operably coupled to retrieve the stored word and to replicate the stored word based on the first integer ratio of the system clock to produce a sample rate converted word.

- 25 5. The multi-channel analog front end of claim 4, wherein the rate conversion module further comprises:

integer rate conversion module operably coupled to produce integer replications of the stored word to produce the  
30 sample rate converted word.

US 2013/0121000 A1

6. The multi-channel analog front end of claim 4, wherein the rate conversion module further comprises:

5 interpolative rate conversion module operably coupled to produce at least one replication of the stored word and an interpolated representation of the stored word to produce the sample rate converted word.

7. The multi-channel analog front end of claim 3, wherein  
10 the second sample rate converter further comprises:

receiver module operably coupled to receive a word of the second data and to store the word to produce a stored word; and

15 rate conversion module operably coupled to retrieve the stored word and to replicate the stored word based on the second integer ratio of the system clock to produce a sample rate converted word.

20 8. The multi-channel analog front end of claim 7, wherein the rate conversion module further comprises:

integer rate conversion module operably coupled to produce  
25 integer replications of the stored word to produce the sample rate converted word.

9. The multi-channel analog front end of claim 7, wherein the rate conversion module further comprises:

30 interpolative rate conversion module operably coupled to produce at least one replication of the stored word and an

interpolated representation of the stored word to produce the sample rate converted word.

10. The multi-channel analog front end of claim 1, wherein  
5 the each of the first and second domain conversion modules further comprises at least one of: an analog to digital converter and a digital to analog converter.

11. The multi-channel analog front end of claim 1, wherein  
10 the each of the first and second domain conversion modules further comprises a filtering module operably coupled to filter the first and second data respectively.

09782531-021301  
TOP SECRET

12. A method for providing domain conversion for multiple channels, the method comprises the steps of:

generating a system clock;

5

converting a frequency of first data from a first channel frequency to a second frequency based on a first integer ratio of the system clock and the first channel frequency;

10 converting domain of the first data from a first domain to a second domain;

converting a frequency of second data from a second channel frequency to the second frequency based on a second integer ratio of the system clock and the second channel frequency;  
15 and

converting domain of the second data from the first domain to the second domain.

20

13. The method of claim 12 further comprises:

converting a frequency of the third data from a third channel frequency to the second frequency based on a third integer ratio of the system clock and the third channel frequency;  
25

converting domain of the third data from the second domain to the first domain;

30

converting a frequency of the fourth data from a fourth channel frequency to the second frequency based on a fourth

2025 RELEASE UNDER E.O. 14176

converting domain of the fourth data from the second domain  
5 to the first domain.

determining the first and second integer ratios of the system clock based on the second frequency and the frequencies of the first and second data, respectively.

storing a word of the first and second data to produce a stored word; and

replicating the stored word based on the first and second integer ratios to produce a sample rate converted word, respectively, based on at least one of: an integer replication and an interpolation replication.

16. An apparatus for providing domain conversion for multiple channels, the apparatus comprises:

processing module; and

5

memory operably coupled to the processing module, wherein the memory includes operational instructions that cause the processing module to:

10 generate a system clock;

convert a frequency of first data from a first channel frequency to a second frequency based on a first integer ratio of the system clock and the first channel frequency;

15

convert domain of the first data from a first domain to a second domain;

20

convert a frequency of second data from a second channel frequency to the second frequency based on a second integer ratio of the system clock and the second channel frequency; and

25

convert domain of the second data from the first domain to the second domain.

17. The apparatus of claim 16, wherein the memory further comprises operational instructions that cause the

30 processing module to:

2025 RELEASE UNDER E.O. 14176



convert a frequency of the third data from a third channel frequency to the second frequency based on a third integer ratio of the system clock and the third channel frequency;

- 5 convert domain of the third data from the second domain to the first domain;

- convert a frequency of the fourth data from a fourth channel frequency to the second frequency based on a fourth integer ratio of the system clock and the fourth channel frequency; and
- 10

convert domain of the fourth data from the second domain to the first domain.

- 15 18. The apparatus of claim 16, wherein the memory further comprises operational instructions that cause the processing module to:

- 20 determine the first and second integer ratios of the system clock based on the second frequency and the frequencies of the first and second data, respectively.

19. The apparatus of claim 18, wherein the memory further comprises operational instructions that cause the processing module to convert the frequency of the first and second data from the first and second channel frequencies to the second frequency, respectively, by:
- 25

- 30 storing a word of the first and second data to produce a stored word; and

2025 RELEASE UNDER E.O. 14176

replicating the stored word based on the first and second integer ratios to produce a sample rate converted word, respectively, based on at least one of: an integer replication and an interpolation replication.

0378231 02101  
T06T20" T628Z60